An international team of researchers has developed a new way to pattern complex 3D arrays of wires and interconnects on a microchip with the help of self-assembling block co-polymers. The technique could be used to pack more electronic components onto a memory chip – an important advance as device feature sizes continue to shrink.

To read more, click here.